Team-specific information on instructional delivery modes for Spring is being posted in Canvas/Oscar (as with other courses).  Students and instructors can also refer to the VIP policy on delivery modesFor current information on campus social distancing measures, please visit GA Tech's Moving Foward page.

Secure Hardware

2014 ~ Present | Cisco, Sandia National Labs and Georgia Tech Research Institute (GTRI).

Goals

To design digital hardware which is highly resistant to:

(i) reverse engineering and

(ii) attack by malicious hardware insertions (hardware Trojans).

 

Issues Involved or Addressed

Redesign of the logic structure of hardware to resist reverse engineering; hardware Trojan impact at run-time; design of block cyphers for encryption and decryption; duplication of digital logic in a non-obvious manner; mathematical proofs of algorithmic complexity.

Methods and Technologies

  • Digital Design
  • FPGA Programming
  • Encryption
  • VLSI Design
  • Digital Systems Test
  • Complexity Theory
  • Lattice Theory
  • Hardware/Software Codesign

Academic Majors of Interest

  • Computer Science
  • Computer Engineering
  • Electrical Engineering

Preferred Interests and Preparation

EE, CmpE – Background/interest in digital design, embedded systems, VLSI design and hardware/software codesign.

CmpE, CS – Background/interest in encryption, complexity theory and algorithms. Computer architecture would be helpful but is not required.

Meeting Schedule & Location

Time 
5:00-5:50
Meeting Location 
Klaus 2350
Meeting Day 
Wednesday

Team Advisors

Dr. Vincent Mooney

Partner(s) and Sponsor(s)

Cisco, Sandia National Labs and Georgia Tech Research Institute (GTRI).